Instructions execution

Currently we have simple sequential instruction execution, both for it’s simplicity and versatility. By carefully restricting processor state, using write-one memory and staggering memory constraints across several columns, we were able to achieve “one instruction - one row” proof density, disregarding dummy padding rows. We are looking into superscalar execution paradigm to further compress proofs.